[, < / ], >Jump to previous / next episode W, K, P / S, J, NJump to previous / next timestamp t / TToggle theatre / SUPERtheatre mode VRevert filter to original stateYSelect link (requires manual Ctrl-c)
Menu toggling
qQuotesrReferencesfFilteryLinkcCredits
In-Menu and Index Controls
a
w s
d
hjkl
←
↑ ↓
→
EscClose menu / unfocus timestamp
Quotes and References Menus and Index
EnterJump to timestamp
Quotes, References and Credits Menus
oOpen URL (in new tab)
Filter Menu
x, SpaceToggle category and focus next X, ShiftSpaceToggle category and focus previous vInvert topics / media as per focus
1:52:32Continue to make ComputeVoxelIrradianceAt() operate wide3,4
1:52:32Continue to make ComputeVoxelIrradianceAt() operate wide3,4
1:52:32Continue to make ComputeVoxelIrradianceAt() operate wide3,4
2:07:23Let GridRayCast() use the original CostMetric
2:07:23Let GridRayCast() use the original CostMetric
2:07:23Let GridRayCast() use the original CostMetric
2:07:48We are back to normal
🏃
2:07:48We are back to normal
🏃
2:07:48We are back to normal
🏃
2:07:53Q&A
🗩
2:07:53Q&A
🗩
2:07:53Q&A
🗩
2:08:15sagian2005 Q: Would things go better if you started with U, V and W each 4 wide?
🗪
2:08:15sagian2005 Q: Would things go better if you started with U, V and W each 4 wide?
🗪
2:08:15sagian2005 Q: Would things go better if you started with U, V and W each 4 wide?
🗪
2:09:36cirdanvalen Q: Could you not pad by 8 bytes to fix the overlap?
🗪
2:09:36cirdanvalen Q: Could you not pad by 8 bytes to fix the overlap?
🗪
2:09:36cirdanvalen Q: Could you not pad by 8 bytes to fix the overlap?
🗪
2:10:03mindmark42 Q: The L0 determines how many cache lines the CPU can hold, right?
🗪
2:10:03mindmark42 Q: The L0 determines how many cache lines the CPU can hold, right?
🗪
2:10:03mindmark42 Q: The L0 determines how many cache lines the CPU can hold, right?
🗪
2:10:43rooctag Q: Would you ever consider just going over explaining how an operations takes x amount of CPU ops? Or will that be in the Intro to C?
🗪
2:10:43rooctag Q: Would you ever consider just going over explaining how an operations takes x amount of CPU ops? Or will that be in the Intro to C?
🗪
2:10:43rooctag Q: Would you ever consider just going over explaining how an operations takes x amount of CPU ops? Or will that be in the Intro to C?
🗪
2:10:59ali4410 Q: Hi, do you recommend learning vi keybindings, emacs keybindings, or neither?
🗪
2:10:59ali4410 Q: Hi, do you recommend learning vi keybindings, emacs keybindings, or neither?
🗪
2:10:59ali4410 Q: Hi, do you recommend learning vi keybindings, emacs keybindings, or neither?
🗪
2:12:00mindmark42 Q: The memory caches on the CPU
🗪
2:12:00mindmark42 Q: The memory caches on the CPU
🗪
2:12:00mindmark42 Q: The memory caches on the CPU
🗪
2:13:17Hardware Caches5,6
📖
2:13:17Hardware Caches5,6
📖
2:13:17Hardware Caches5,6
📖
2:22:50mindmark42 Q: Yes, that answers my question. I just was just off by one index
🗪
2:22:50mindmark42 Q: Yes, that answers my question. I just was just off by one index
🗪
2:22:50mindmark42 Q: Yes, that answers my question. I just was just off by one index
🗪
2:23:15billdstrong Q: How much time are you expecting to shave off from making this routine wide? About 2 / 3 or so? What are your expectations for your grid walk optimization? Are you trying to get under 4 seconds or lower?
🗪
2:23:15billdstrong Q: How much time are you expecting to shave off from making this routine wide? About 2 / 3 or so? What are your expectations for your grid walk optimization? Are you trying to get under 4 seconds or lower?
🗪
2:23:15billdstrong Q: How much time are you expecting to shave off from making this routine wide? About 2 / 3 or so? What are your expectations for your grid walk optimization? Are you trying to get under 4 seconds or lower?
🗪
2:23:51mindmark42 Q: Yeah, I mentioned those L caches. I was wondering how to determine how many cache lines a core holds
🗪
2:23:51mindmark42 Q: Yeah, I mentioned those L caches. I was wondering how to determine how many cache lines a core holds
🗪
2:23:51mindmark42 Q: Yeah, I mentioned those L caches. I was wondering how to determine how many cache lines a core holds